Improved address buffers, TTL input current reduction, and hidden refresh test mode in a 4-Mb DRAM. - Hiroshi Miyamoto; Tadato Yamagata; Shigeru Mori; Tetsuya Aono; Ikuo Ogoh; Michihiro Yamada (IEEE J. Solid State Circuits, 1990)