Theodore Antonakopoulos
Orcid: 0000-0002-7863-1051Affiliations:
- University of Patras, Department of Electrical and Computers Engineering, Greece
According to our database1,
Theodore Antonakopoulos
authored at least 77 papers
between 1988 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2023
Proceedings of the IEEE International Instrumentation and Measurement Technology Conference, 2023
2022
HERMES-Core - A 1.59-TOPS/mm<sup>2</sup> PCM on 14-nm CMOS In-Memory Compute Core Using 300-ps/LSB Linearized CCO-Based ADCs.
IEEE J. Solid State Circuits, 2022
A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network inference.
CoRR, 2022
2021
HERMES Core - A 14nm CMOS and PCM-based In-Memory Compute Core using an array of 300ps/LSB Linearized CCO-based ADCs and local digital processing.
Proceedings of the 2021 Symposium on VLSI Circuits, Kyoto, Japan, June 13-19, 2021, 2021
2020
Real-time emulation and analysis of multiple NAND flash channels in solid-state storage device.
Microprocess. Microsystems, 2020
IEEE Consumer Electron. Mag., 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
The use of Spindle Feature Vectors in Wearable Devices for Sleep Monitoring and Analysis.
Proceedings of the 10th IEEE International Conference on Consumer Electronics, 2020
A Real-Time Non-Volatile Memory Analyzer and its Use on the Evaluation of Storage Devices based on NAND Flash Memories.
Proceedings of the 2020 IEEE International Instrumentation and Measurement Technology Conference, 2020
2019
Proceedings of the 2019 Symposium on VLSI Circuits, Kyoto, Japan, June 9-14, 2019, 2019
Proceedings of the 2019 International Conference on Software, 2019
2018
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018
Real-Time Emulation of Multiple NAND Flash Channels by Exploiting the DRAM Memory of High-end Servers.
Proceedings of the 21st Euromicro Conference on Digital System Design, 2018
A Versatile PCM-Based Circuits Emulator and Its Use on Implementing Linear Algebra Functions.
Proceedings of the 21st Euromicro Conference on Digital System Design, 2018
2017
Architecture and implementation of a Restricted Boltzmann Machine for handwritten digits recognition.
Proceedings of the 6th International Conference on Modern Circuits and Systems Technologies, 2017
Cloud services using hardware accelerators: The case of handwritten digits recognition.
Proceedings of the 6th International Conference on Modern Circuits and Systems Technologies, 2017
Proceedings of the 7th IEEE International Conference on Consumer Electronics - Berlin, 2017
Proceedings of the Brain Function Assessment in Learning - First International Conference, 2017
2016
Controller architecture for low-latency access to phase-change memory in OpenPOWER systems.
Proceedings of the 26th International Conference on Field Programmable Logic and Applications, 2016
2015
Microprocess. Microsystems, 2015
2014
Prototyping and performance evaluation of a dynamically adaptable block device driver for PCIe-based SSDs.
Proceedings of the 25nd IEEE International Symposium on Rapid System Prototyping, 2014
Proceedings of the 6th International Symposium on Communications, 2014
Proceedings of the 6th International Symposium on Communications, 2014
Proceedings of the IEEE Fourth International Conference on Consumer Electronics Berlin, 2014
A Versatile Emulator for the Aging Effect of Non-volatile Memories: The Case of NAND Flash.
Proceedings of the 17th Euromicro Conference on Digital System Design, 2014
2013
Proceedings of the IEEE International Symposium on Signal Processing and Information Technology, 2013
Architecture and implementation of an adaptive nanopositioning controller for fast spiral scanning.
Proceedings of the IEEE International Symposium on Signal Processing and Information Technology, 2013
Proceedings of the 18th International Conference on Digital Signal Processing, 2013
Proceedings of the 18th International Conference on Digital Signal Processing, 2013
Proceedings of the IEEE Third International Conference on Consumer Electronics, 2013
2012
Investigating the use of symbol timing recovery for medium-derived feedback in nanopositioning controllers.
Proceedings of the IEEE International Conference on Control Applications, 2012
2010
Using flash memories as SIMO channels for extending the lifetime of solid-state drives.
Proceedings of the 17th IEEE International Conference on Electronics, 2010
Proceedings of the 17th IEEE International Conference on Electronics, 2010
2009
Proceedings of the 2009 IEEE Information Theory Workshop, 2009
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009
2008
EURASIP J. Adv. Signal Process., 2008
A low-complexity bandwidth allocation algorithm for frequency-selective multiuser OFDM systems.
Comput. Commun., 2008
2007
Proceedings of the 14th IEEE International Conference on Electronics, 2007
A Bandwidth Allocation Algorithm for Multiuser OFDM Systems and its Efficient Implementation.
Proceedings of the 14th IEEE International Conference on Electronics, 2007
2005
IEEE Trans. Instrum. Meas., 2005
IEEE Trans. Commun., 2005
2004
IEEE Des. Test Comput., 2004
Proceedings of the 15th IEEE International Workshop on Rapid System Prototyping (RSP 2004), 2004
2003
On mapping stochastic processes into hardware and its application on ATM traffic emulation.
IEEE Trans. Instrum. Meas., 2003
IEEE Trans. Consumer Electron., 2003
The IEEE 802.11 Distributed Coordination Function in Small-Scale Ad-Hoc Wireless LANs.
Int. J. Wirel. Inf. Networks, 2003
Comput. Commun., 2003
Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP 2003), 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
2002
Comput. Commun., 2002
2001
Comput. Commun., 2001
Proceedings of the 26th Annual IEEE Conference on Local Computer Networks (LCN 2001), 2001
Proceedings of the Sixth IEEE Symposium on Computers and Communications (ISCC 2001), 2001
Proceedings of the Sixth IEEE Symposium on Computers and Communications (ISCC 2001), 2001
Proceedings of the Networking, 2001
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001
Proceedings of the Field-Programmable Logic and Applications, 2001
2000
IEEE Trans. Consumer Electron., 2000
Letter: Compressed Disparity Information Transmission over Constant Bit Rate ATM Channels.
Eur. Trans. Telecommun., 2000
A Methodology for Implementing Medium Access Protocols Using a General Parameterized Architecture.
Proceedings of the 11th IEEE International Workshop on Rapid System Prototyping (RSP 2000), 2000
Reconfigurable Network Processors Based on Field Programmable System Level Integrated Circuits.
Proceedings of the Field-Programmable Logic and Applications, 2000
1999
A new efficient access protocol for integrating multimedia services in the home environment.
IEEE Trans. Consumer Electron., 1999
1998
Proceedings of the 24th EUROMICRO '98 Conference, 1998
1996
Proceedings of Third International Conference on Electronics, Circuits, and Systems, 1996
Proceedings of Third International Conference on Electronics, Circuits, and Systems, 1996
Design and Implementation of a new Synchronization Method for High-Speed Cell-based Network Interfaces.
Proceedings of the 1996 International Conference on Computer Design (ICCD '96), 1996
1995
Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP '95), 1995
1994
Microprocess. Microprogramming, 1994
Proceedings of IEEE 5th International Workshop on Rapid System Prototyping, 1994
1993
Microprocess. Microprogramming, 1993
1992
Microprocess. Microprogramming, 1992
1988
Architecture and Implementation of the Access Mechanism for a Bus-Structured Multiservice LAN.
Proceedings of the 8th International Conference on Distributed Computing Systems, 1988