A Family of Logical Fault Models for Reversible Circuits. - Ilia Polian; Thomas Fiehn; Bernd Becker 001; John P. Hayes (Asian Test Symposium, 2005)