A 14 bit, 280 kS/s cyclic ADC with 100 dB SFDR. - Thomas Froehlich 003; Vivek Sharma; Markus Bingesser (DATE, 2010)