Verification of a production cell using an automatic verification environment for VHDL. - Ronald Herrmann; Thomas Reielts (EURO-DAC, 1995)