An ECL RISC microprocessor designed for two level cache. - David Roberts; Tim Layman; George Taylor (Compcon, 1990)