A monolithic 480 Mb/s parallel AGG/decision/clock-recovery circuit in 1.2- mu m CMOS. - Timothy H. Hu; Paul R. Gray (IEEE J. Solid State Circuits, 1993)