Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification. - Timothy Wheeler; Paul S. Graham; Brent E. Nelson; Brad L. Hutchings (FPL, 2001)