A technique for selecting CMOS transistor orders. - Ting Wei Chiang; C. Y. Roger Chen; Wei-Yu Chen (ICCD, 2007)

An efficient gate delay model for VLSI design. - Ting Wei Chiang; C. Y. Roger Chen; Wei-Yu Chen (ICCD, 2007)