A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM. - Thomas H. Lee; Kevin S. Donnelly; John T. C. Ho; Jared Zerbe; Mark Johnson; Tom Ishikawa (IEEE J. Solid State Circuits, 1994)