Shared At-Speed BIST for Parallel Test of SRAMs with Different Address Sizes. - Tomonori Sasaki; Yoshiyuki Nakamura; Toshiharu Asaka (ATS, 2008)