Tong Zhang

Orcid: 0000-0003-3233-2651

Affiliations:
  • University of Washington, Department of Electrical Engineering, Seattle, WA, USA (PhD 2017)


According to our database1, Tong Zhang authored at least 9 papers between 2015 and 2018.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2018
Wideband Dual-Injection Path Self-Interference Cancellation Architecture for Full-Duplex Transceivers.
IEEE J. Solid State Circuits, 2018

A broadband and deep-TX self-interference cancellation technique for full-duplex and frequency-domain-duplex transceiver applications.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

Integrated CMOS transceivers design towards flexible full duplex (FD) and frequency division duplex (FDD) systems.
Proceedings of the 2018 IEEE Custom Integrated Circuits Conference, 2018

2017
18.1 A 1.7-to-2.2GHz full-duplex transceiver system with >50dB self-interference cancellation over 42MHz bandwidth.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017

A low-noise reconfigurable full-duplex front-end with self-interference cancellation and harmonic-rejection power amplifier for low power radio applications.
Proceedings of the 43rd IEEE European Solid State Circuits Conference, 2017

2016
An Ultra-Wideband IF Millimeter-Wave Receiver With a 20 GHz Channel Bandwidth Using Gain-Equalized Transformers.
IEEE J. Solid State Circuits, 2016

Statistical computational methods for mixed-signal performance metrics under process variations and noise models.
Proceedings of the 14th IEEE International New Circuits and Systems Conference, 2016

2015
An Integrated CMOS Passive Self-Interference Mitigation Technique for FDD Radios.
IEEE J. Solid State Circuits, 2015

A 55-70GHz two-stage tunable polyphase filter with feedback control for quadrature generation with <2° and <0.32dB phase/amplitude imbalance in 28nm CMOS process.
Proceedings of the ESSCIRC Conference 2015, 2015


  Loading...