A 500-megabyte/s data-rate 4.5 M DRAM. - Natsuki Kushiyama; Shigeo Ohshima; Don Stark 001; Hiroyuki Noji; Kiyofumi Sakurai; Satoru Takase; Torhu Furuyama; Richard M. Barth; Andy Chan; John Dillon; James A. Gasbarro; Matthew M. Griffin; et al. (IEEE J. Solid State Circuits, 1993)