A 0.65-ns, 72-kb ECL-CMOS RAM macro for a 1-Mb SRAM. - Hiroalu Nambu; Kazuo Kanetani; Youji Idei; Tom Masuda; Keiichi Higeta; Masayuki Ohayashi; Masami Usami; Kunihiko Yamaguchi; Toshiyuki Kikuchi; Takahide Ikeda; Kenichi Ohhata; Takeshi Kusunoki; et al. (IEEE J. Solid State Circuits, 1995)