High-speed, high-bandwidth DRAM memory bus with crosstalk transfer logic (XTL) interface. - Hideki Osaka; Toyohiko Komatsu; Susumu Hatano; Takeshi Wada (Hot Interconnects, 2001)