Fast FPGA-based pipelined digit-serial/parallel multipliers. - Javier Valls; Trini Sansaloni; Marcos Martínez-Peiró; Eduardo I. Boemo (ISCAS (1), 1999)