A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic. - Chua-Chin Wang; Chi-Chun Huang; Ching-Li Lee; Tsai-Wen Cheng (IEEE Trans. Very Large Scale Integr. Syst., 2008)