A 60-ns 16-Mbit DRAM with a minimized sensing delay caused by bit-line stray capacitance. - Shizuo Chou; Tsuneo Takano; Akio Kita; Fumio Ichikawa; Masaru Uesugi (IEEE J. Solid State Circuits, 1989)