A Parallel Processing Approach for Logic Module Placement. - Kazuhiro Ueda; Tsutomu Komatsubara; Tsutomu Hosaka (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1983)