A new floating-point adder FPGA-based implementation using RN-coding of numbers. - Túlio Araujo; Matheus B. R. Cardoso; Erivelton G. Nepomuceno; Carlos H. Llanos; Janier Arias-Garcia (Comput. Electr. Eng., 2021)