Automatic methodology for placing the guard rings into chip layout to prevent latchup in CMOS IC's. - Ming-Dou Ker; Hsin-Chin Jiang; Jeng-Jie Peng; Tzay-Luen Shieh (ICECS, 2001)