A performance driven logic synthesis system using delay estimator. - Yulin Chen; Wei Kang Tsai; Fadi J. Kurdahi; Tzong-Dar Her; Champaka Ramachandran (Great Lakes Symposium on VLSI, 1994)