An Accelerated Variable Stage Size Carry Skip Adder Realization Using 1S1R Resistive Memory. - U. Dilna; S. N. Prasad (Int. J. Inf. Technol. Decis. Mak., 2024)