An efficient hardware implementation of vector-based odd-even merge sorting. - Uday A. Korat; Pratik Yadav; Harshil Shah (UEMCON, 2017)

A Reconfigurable Hardware Architecture for Principal Component Analysis. - Uday A. Korat; Amirhossein Alimohammad 001 (Circuits Syst. Signal Process., 2019)