A binary block matching architecture with reduced power consumption and silicon area requirement. - Marcelo M. Mizuki; Ujjaval Y. Desai; Ichiro Masaki; Anantha P. Chandrakasan (ICASSP, 1996)