Divide-by-16/17 dual modulus prescaler design with enhanced speed in a 180nm CMOS technology. - Uma Nirmal; V. K. Jain (Int. J. Comput. Aided Eng. Technol., 2021)