A VLSI residue arithmetic multiplier with fault detection capability. - V. Bobin; D. Radhakrishnan (ICCD, 1989)

Design of fail-safe CMOS logic circuits. - V. Bobin; Sterling R. Whitaker (Great Lakes Symposium on VLSI, 1991)