Fully delay and multiple stuck-at faults testable FSM design. - Anzhela Yu. Matrosova; Valentina Andreeva; V. Tomkov (EWDTS, 2015)