A parallel VLSI implementation of Viterbi algorithm for accelerated word recognition. - V. Upadhyaya; Shambhu J. Upadhyaya; Amlan Kundu 001 (Great Lakes Symposium on VLSI, 1993)