A scalable single-chip multi-processor architecture with on-chip RTOS kernel. - Bart D. Theelen; A. C. Verschueren; V. V. Reyes Suárez; M. P. J. Stevens; Antonio Núñez (J. Syst. Archit., 2003)