Low-power clock distribution in a multilayer core 3d microprocessor. - Venkatesh Arunachalam; Wayne P. Burleson (ACM Great Lakes Symposium on VLSI, 2008)