Transmission gate delay models for circuit optimization. - Veronika Eisele; Bernhard Hoppe; Oliver Kiehl (EURO-DAC, 1990)

Optimization and architectural evaluation of regular combinatoric structures. - Veronika Eisele; Doris Schmitt-Landsiedel (Microprocessing and Microprogramming, 1991)