Area optimized CMOS layouts of a 50 Gb/s low power 4: 1 multiplexer. - Vibhor Pareek; Gaurvi Goyal (VDAT, 2015)