Víctor Fernández

Orcid: 0000-0003-0614-151X

Affiliations:
  • Cantabria University, Santander, Spain


According to our database1, Víctor Fernández authored at least 13 papers between 1996 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Accelerating the Verification of Forward Error Correction Decoders by PCIe FPGA Cards.
IEEE Embed. Syst. Lett., September, 2023

UML-Based Design Flow for Systems with Neural Networks.
Proceedings of the 38th Conference on Design of Circuits and Integrated Systems, 2023

2021
An Efficient NB-LDPC Decoder Architecture for Space Telecommand Links.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

Pre-Silicon FEC Decoding Verification on SoC FPGAs.
IEEE Commun. Lett., 2021

2019
OpenMP Dynamic Device Offloading in Heterogeneous Platforms.
Proceedings of the OpenMP: Conquering the Full Hardware Spectrum, 2019

Design Space Exploration in Heterogeneous Platforms Using OpenMP.
Proceedings of the XXXIV Conference on Design of Circuits and Integrated Systems, 2019

2015
Virtual prototyping of pressure driven microfluidic systems with SystemC-AMS extensions.
Microprocess. Microsystems, 2015

2014
SystemC-MDVP modelling of pressure driven microfluidic systems.
Proceedings of the 3rd Mediterranean Conference on Embedded Computing, 2014

2010
Formal Support for Untimed SystemC Specifications: Application to High-level Synthesis.
Proceedings of the 2010 Forum on specification & Design Languages, 2010

Optimizing Data-Flow Graphs with min/max, adding and relational operations.
Proceedings of the Design, Automation and Test in Europe, 2010

2005
Hardware Aware eIRA LDPC Code Generation.
Proceedings of the 2nd IEEE International Symposium on Wireless Communication Systems, 2005

2004
Single Source Design Environment for Embedded Systems Based on SystemC.
Des. Autom. Embed. Syst., 2004

1996
Partial Scan High-Level Synthesis.
Proceedings of the 1996 European Design and Test Conference, 1996


  Loading...