Design and Analysis of Low Power Reversible Majority Logic-Based Adder/Subtractor Circuits with Parallel Computing Optimization. - Vidya Sagar Potharaju; V. Saminadan (SN Comput. Sci., 2025)