An efficient chip-level time slack allocation algorithm for Dual-Vdd FPGA power reduction. - Yan Lin 001; Yu Hu 002; Lei He 001; Vijay Raghunat (ISLPED, 2006)