A Dual-Supply 0.2-to-4GHz PLL Clock Multiplier in a 65nm Dual-Oxide CMOS Process. - Shaishav Desai; Pradeep Trivedi; Vincent Von Kanael (ISSCC, 2007)