Realization of Multiplier Using Delay Efficient Cyclic Redundant Adder. - K. Dheepika; K. S. Jevasankari; Vippin Chandhar; Binsu J. Kailath (VDAT, 2017)