Low complexity, high throughput, energy efficient, pipelined and reconfigurable ASIC realization architecture for multi-layer perceptron models. - Raghuvendra Pratap Tripathi; Virat Krishna; Manish Tiwari; Gaurav Trivedi; Amit Dhawan; Prashant Kumar (Neurocomputing, 2024)