Test Power Reduction Using Integrated Scan Cell and Test Vector Reordering Techniques on Linear Scan and Double Tree Scan Architectures. - George Kurian; Narayana Rao; Virendra Patidar; V. Kamakoti 001; Srivaths Ravi 001 (J. Low Power Electron., 2009)