An approach to testing 200 ps echo clock to output timing on the double data rate synchronous memory. - Dieu Van Dinh; Virginia Rabitoy (ITC, 2000)