Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells. - Vishesh Dokania; Aminul Islam 002 (IET Circuits Devices Syst., 2015)