Automated Debugger for Optimum Physical Clock Structure Targeting Minimal Latency. - Rushabh Shah; Krishna Agrawal; G. Anjaneyulu; Vishnu Bhaskari (VLSID, 2022)