Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits. - Bertrand Folco; Vivian Brégier; Laurent Fesquet; Marc Renaudin (VLSI-SoC, 2005)