Instruction encoding synthesis for architecture exploration using hierarchical processor models. - Achim Nohl; Volker Greive; Gunnar Braun; Andreas Hoffmann 002; Rainer Leupers; Oliver Schliebusch; Heinrich Meyr (DAC, 2003)