A 17 × 69 bit multiply and add unit with redundant binary feedback and single cycle latency. - W. S. Briggs; David W. Matula (IEEE Symposium on Computer Arithmetic, 1993)