Early load: Hiding load latency in deep pipeline processor. - Shun-Chieh Chang; W. Y. Li; Yuan-Jung Kuo; Chung-Ping Chung (ACSAC, 2008)