System Co-Design and Co-Analysis Approach to Implementing the XDR Memory System of the Cell Broadband Engine Processor; Realizing 3.2 Gbps Data Rate per Memory Lane in Low Cost, High Volume Production. - Wai-Yeung Yip; Scott Best; Wendemagegnehu T. Beyene; Ralf Schmitt (ASP-DAC, 2007)