Mitigating power- and timing-based side-channel attacks using dual-spacer dual-rail delay-insensitive asynchronous logic. - Washington Cilio; Michael Linder; Chris Porter; Jia Di; Dale R. Thompson; Scott C. Smith (Microelectron. J., 2013)