Enhancing Memory BIST With an Optimized RTL-BIST IP Core: A Low-Power, High-Fault-Coverage Approach. - Ming-Yi Lin; Wei-Kuan Chiang; Chin-Hung Wang (IEEE Trans. Very Large Scale Integr. Syst., 2025)